Current solutions take a “one-size-fits-all” approach to hardware development Overoptimization For Yesterday''s Architectures AI models evolve: AlexNet→ResNet→Transformer→LLMs→?
Helping open technology projects build world class open source software, communities and companies.
Two key technologies, RISC-V* and SYCL*, are noteworthy examples of this design mode. They exemplify the modern movement toward developing applications that exploit the capabilities of
Arora V FPGAs include DDR3 memory interfacing, 12.5Gbps CDR-based SERDES supporting multiple protocols and flexible packaging options making it the ideal choice for communications, server,
The RISC-V Instruction Set Architecture (ISA) is at the core of the European Union''s technological sovereignty plans. One key initiative in this direction is the European Processor
Also, FleX and JetCool will develop liquid cooling-ready servers for AI and high-density workloads. 3. HBM & Memory-Centric Architectures: Growth at
Server processors 2025: a comparison of AMD EPYC, Intel Xeon, and ARM solutions for data centers and pro workstations. Server processors: overview and
Ventana RISC-V AI/HPC Engagements Common Themes Have Emerged In Discussions With Hyperscalers, Sovereigns, OEMS, And End Customers Compute architectures are changing forever...
Our mission is to address the open-source compute demands for software 2.0 through industry-leading AI/ML accelerators, high-performing RISC V-CPUs, and infinitely-configurable ML and CPU Chiplets.
AI is transforming computing with RISC-V, optimizing hardware and software, and fostering innovation through a strong ecosystem of developers.
Tenstorrent''s MLIR Based Compiler. We aim to enable developers to run AI on all configurations of Tenstorrent hardware, through an open-source, general, and
By combining these three compute domains into a unified RISC-V-based platform, Akeana enables customers to develop highly efficient AI chips
RUCA Cores Have Ability to Add Custom Extensions to Enhance the RISC-V Base ISA RUCA Architecture Advantage RUCA Cores contain the entire Host(Scalar) – Accelerator profile: Avoids
A step-by-step outline of a proposed RISC-V architecture for both AI inference and training workloads, inspired by DeepSeek R1. It expands on each subsystem—cores, vector
While RISC-V was still in the early stages of adoption, research firm Omdia forecast that shipments of processors based on the architecture would grow 50 per cent each year between 2024 and 2030
Ahead of AI Infra Summit 2025, the RISC-V AI Market Development Committee explores how companies across industries are proving the viability of
This paper describes the architecture of the VeNNus processor, which uses the RISC-V Instruction Set Architecture (ISA). RISC-V ISA offers benefits such as flexibility, lower costs and high efficiency.
Explore the past, present, and future of the RISC-V architecture, and learn about its performance advantages for HPC, AI, data centers, and
In recent years, the advancements in specialized hardware architectures have supported the industry and the research community to
RISC-V & Data Centers As data center and cloud based services play an increasingly central role across all aspects of society, the infrastructure that
Whether you''re deploying AI in your business, tinkering with a project, or just want to understand the tech shaping our world, this guide discusses what
The stranglehold that proprietary chip architectures have long held over the data center and edge computing markets is beginning to fracture. In a landmark move for the open-source
Abstract— The paper explores the design principles, architectural customizations and applications of an AI edge processor leveraging the RISC-V Instruction Set Architecture (ISA).
riscv-server-platform Public The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system
By extending the standard RISC-V ISA with domain-specific instructions for matrix operations, convolutions, and activation functions, we achieve significant performance improvements
RISC-V is revolutionizing AI development by providing a flexible and open Instruction Set Architecture (ISA) that seamlessly integrates software and
Over the next several years proliferation of custom CPUs based on the Arm ISA inside AI servers will increase to 90%, leaving x86 and Arm around 10%, according to Counterpoint Research.
Contact us for competitive quotes on any of our fiber optic products
Get a Quote